

Appl. No. 10/825,872  
Amdt. dated 07/18/2006  
Response to Office Action of 04/19/2006

Attorney Docket No.: N1085-00180  
[TSMC2003-0325]

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

- 1 1. (Currently Amended) A method for forming a gate electrode for a multiple gate  
2 transistor in a semiconductor device, comprising:  
3 providing a substructure comprising a semiconductor fin disposed over an  
4 insulating layer and a gate dielectric formed on said semiconductor fin;  
5 forming a gate electrode material over said gate dielectric and said  
6 semiconductor fin, said gate electrode material having a top surface that is non-planar  
7 as formed;  
8 introducing dopant impurities into said gate electrode material;  
9 after said introducing, annealing to activate said dopant impurities in said gate  
10 electrode material; and  
11 planarizing said top surface to form a planarized top surface that extends directly  
12 over said semiconductor fin.
- 1 2. (Withdrawn) The method as in claim 1, wherein said planarizing follows said  
2 introducing and said annealing.
- 1 3. (Withdrawn) The method as in claim 1, wherein said planarizing precedes said  
2 introducing and said annealing.
- 1 4. (Original) The method as in claim 3, wherein said gate dielectric includes  
2 nitrogen therein.
- 1 5. (Original) The method as in claim 1, further comprising patterning said gate  
2 electrode material to produce a gate electrode that traverses said semiconductor fin and  
3 includes said planarized top surface.

EXPRESS MAIL NO. EV 398572652 US

Attorney Docket No: N1085-00180  
[TSMC2003-0325]

1 6. (Original) The method as in claim 5, further comprising forming source and drain  
2 regions in said semiconductor fin adjacent each of opposed sides of said gate  
3 electrode.

1 7. (Original) The method as in claim 6, further comprising forming spacers on sides  
2 of said gate electrode and forming a silicide in at least one of said gate electrode and  
3 said source and drain regions.

1 8. (Original) The method as in claim 5, further comprising:  
2 forming spacers on sides of said gate electrode;  
3 performing selective epitaxy on exposed portions of said semiconductor fin; and  
4 forming source and drain regions in said semiconductor fin adjacent each of  
5 opposed sides of said gate electrode.

1 9. (Original) The method as in claim 5, wherein said patterning comprises forming a  
2 patterned masking layer over said gate electrode material and etching portions of said  
3 gate electrode material not covered by said patterned masking layer.

1 10. (Original) The method as in claim 9, wherein said etching comprises plasma  
2 etching.

1 11. (Original) The method as in claim 9, further comprising introducing dopant  
2 impurities into said semiconductor fin to form source and drain regions therein prior to  
3 removing said patterned masking layer.

1 12. (Original) The method as in claim 1, wherein said forming a gate electrode  
2 material comprises forming a substantially conformal film.

1 13. (Original) The method as in claim 1, wherein said semiconductor fin is formed of  
2 silicon.

EXPRESS MAIL NO. EV 398572652 US

Attorney Docket No: N1085-00180  
[TSMC2003-0325]

1 14. (Original) The method as in claim 1, wherein said semiconductor fin is formed of  
2 at least silicon and germanium.

1 15. (Original) The method as in claim 1, wherein said semiconductor fin is a lead  
2 extending longitudinally over said insulating layer and having a height greater than its  
3 width.

1 16. (Original) The method as in claim 1, wherein said introducing comprises  
2 introducing one of P-type dopant impurities, said P-type dopant impurities including at  
3 least one of boron and indium, and N-type dopant impurities, said N-type dopant  
4 impurities including at least one of phosphorus, arsenic, and antimony.

1 17. (Original) The method as in claim 1, wherein said introducing comprises one of  
2 ion implantation and plasma immersion ion implantation and includes a dopant impurity  
3 dose of at least  $1 \times 10^{15} \text{ cm}^{-2}$ .

1 18. (Original) The method as in claim 1, wherein said providing includes said  
2 substructure including a masking layer formed over a top surface of said semiconductor  
3 fin and said forming further includes forming said gate electrode material over said  
4 masking layer.

1 19. (Original) The method as in claim 1, wherein said gate dielectric covers sidewalls  
2 and a top of said semiconductor fin.

1 20. (Original) The method as in claim 1, wherein said providing includes said  
2 insulating layer having a depressed portion encroaching said semiconductor fin and  
3 resulting in a notch, and wherein said forming a gate electrode material includes filling  
4 said notch.

1 21. (Original) The method as in claim 1, wherein said gate dielectric is formed of one  
2 of silicon oxide and of silicon oxynitride.

EXPRESS MAIL NO. EV 398572652 US

Attorney Docket No: N1085-00180  
[TSMC2003-0325]

1 22. (Original) The method as in claim 1, wherein said gate dielectric includes at least  
2 one of  $\text{La}_2\text{O}_3$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{HfON}$ , and  $\text{ZrO}_2$ .

1 23. (Original) The method as in claim 1, wherein said gate dielectric is formed of a  
2 material having a permittivity, relative to free space, being greater than 5.

1 24. (Original) The method as in claim 1, wherein said gate electrode material  
2 comprises polycrystalline silicon.

1 25. (Original) The method as in claim 1, wherein said gate electrode material is  
2 formed of a conductive material.

1 26. (Original) The method as in claim 1, wherein said planarizing produces said gate  
2 electrode material having a height substantially greater than a semiconductor fin height.

1 27. (Currently Amended) A method for forming a gate electrode for a multiple gate  
2 transistor in a semiconductor device, comprising:  
3 providing a substructure comprising a semiconductor fin disposed over an  
4 insulating layer and a gate dielectric disposed on said semiconductor fin;  
5 forming a gate electrode material over said gate dielectric and said  
6 semiconductor fin, said gate electrode material having a top surface that is non-planar  
7 as formed;  
8 introducing dopant impurities into said gate electrode material;  
9 after said introducing, annealing to activate said dopant impurities within said  
10 gate electrode material; [[and]]  
11 after said annealing, planarizing said top surface to form a planarized top surface  
12 that extends directly over said semiconductor fin;  
13 patterning said gate electrode material to produce a gate electrode that traverses  
14 said semiconductor fin and includes said planarized top surface;  
15 forming spacers on sides of said gate electrode; and

EXPRESS MAIL NO. EV 398572652 US

Attorney Docket No: N1085-00180  
[TSMC2003-0325]

16 performing selective epitaxy on exposed portions of said semiconductor fin but  
17 not on said spacers thereby increasing height and width of said semiconductor fin.

1 28. (Withdrawn) A method for forming a gate electrode for a multiple gate transistor  
2 in a semiconductor device, comprising:  
3 providing a substructure comprising a semiconductor fin disposed over an  
4 insulating layer and a gate dielectric disposed on said semiconductor fin;  
5 forming a gate electrode material over said gate dielectric and said  
6 semiconductor fin, said gate electrode material having a substantially planar top  
7 surface;  
8 after said forming, introducing dopant impurities into said gate electrode material;  
9 and  
10 after said introducing, annealing to activate said dopant impurities within said  
11 gate electrode material.

1 29. (Withdrawn) The method as in claim 28, wherein said forming a layer of said gate  
2 electrode material comprises forming a layer of said gate electrode material having a  
3 top surface that is non-planar as formed, then planarizing said top surface to produce  
4 said gate electrode material having a substantially planar top surface.

1 30. (Original) A method for forming a gate electrode for a multiple gate transistor in a  
2 semiconductor device, comprising:  
3 providing a substructure comprising a semiconductor fin disposed over an  
4 insulating layer and a gate dielectric disposed on said semiconductor fin, said  
5 semiconductor fin being a lead extending longitudinally over said insulating layer and  
6 having a height greater than its width;  
7 forming a gate electrode material over said gate dielectric and said  
8 semiconductor fin, said gate electrode material having a non-planar top surface;  
9 introducing dopant impurities into said gate electrode material;

EXPRESS MAIL NO. EV 398572652 US

Attorney Docket No: N1085-00180  
[TSMC2003-0325]

10 after said introducing, annealing to activate said dopant impurities in said gate  
11 electrode material;  
12 planarizing said top surface to form a planarized top surface;  
13 forming a patterned masking layer over said gate electrode material;  
14 etching portions of said gate electrode material not covered by said patterned  
15 masking layer to produce a gate electrode that traverses said semiconductor fin;  
16 with said patterned masking layer in place, introducing dopant impurities into said  
17 semiconductor fin to form source and drain active regions therein; and  
18 then removing said patterned masking layer.

1 31. (Original) The method as in claim 30, further comprising forming spacers on  
2 sidewalls of said gate electrode and epitaxially growing a further film on exposed  
3 portions of said source and drain active regions.